CS 267 Dense Linear Algebra: Parallel Matrix Multiplication

James Demmel

www.cs.berkeley.edu/~demmel/cs267_Spr08

Outline


- Recall BLAS = Basic Linear Algebra Subroutines
- Matrix-vector multiplication in parallel
- Matrix-matrix multiplication in parallel


Review of the BLAS

- Building blocks for all linear algebra
- Parallel versions call serial versions on each processor
 - So they must be fast!
- Define q = # flops / # mem refs = "computational intensity"
 - The larger is q, the faster the algorithm can go in the presence of memory hierarchy
- "axpy": $y = \alpha^*x + y$, where α scalar, x and y vectors

BLAS level	Ex.	# mem refs	# flops	q
1	"Axpy", Dot prod	3n	2n ¹	2/3
2	Matrix -vector mult	n ²	2n ²	2
3	Matrix -matrix	4n ²	2n ³	n/2
2/27/08	mult ^C	\$267 Guest Lecture	1	3


Different Parallel Data Layouts for Matrices






1) 1D Column Blocked Layout

2) 1D Column Cyclic Layout



4) Row versions of the previous layouts

3) 1D Column Block Cyclic Layout



0 1 0 1 0 1 0 1 2 3 2 3 2 3 2 3 2 3 0 1 0 1 0 1 0 1 0 1 2 3 2 3 2 3 2 3 0 1 0 1 0 1 0 1 0 1 2 3 2 3 2 3 2 3 2 3 0 1 0 1 0 1 0 1 0 1

Generalizes others


5) 2D Row and Column Blocked Layout

6) 2D Row and Column Block Cyclic Layout

Parallel Matrix-Vector Product


- Compute $y = y + A^*x$, where A is a dense matrix
- Layout:
 - 1D row blocked
- A(i) refers to the n by n/p block row that processor i owns,
- x(i) and y(i) similarly refer to segments of x,y owned by i
- Algorithm:
 - Foreach processor i
 - Broadcast x(i)
 - Compute y(i) = A(i)*x
- Algorithm uses the formula

$$y(i) = y(i) + A(i)*x = y(i) + \Sigma_i A(i,j)*x(j)$$



Matrix-Vector Product y = y + A*x

- A column layout of the matrix eliminates the broadcast of x
 - But adds a reduction to update the destination y
- A 2D blocked layout uses a broadcast and reduction, both on a subset of processors
 - sqrt(p) for square processor grid




Parallel Matrix Multiply

- Computing C=C+A*B
- Using basic algorithm: 2*n³ Flops
- Variables are:
 - Data layout
 - Topology of machine
 - Scheduling communication
- Use of performance models for algorithm design
 - Message Time = "latency" + #words * time-per-word = $\alpha + n^*\beta$
- Efficiency (in any model):
 - serial time / (p * parallel time)
 - perfect (linear) speedup
 ⇔ efficiency = 1

Matrix Multiply with 1D Column Layout

Assume matrices are n x n and n is divisible by p



May be a reasonable assumption for analysis, not for code

- A(i) refers to the n by n/p block column that processor i owns (similarly for B(i) and C(i))
- B(i,j) is the n/p by n/p sublock of B(i)
 - in rows j*n/p through (j+1)*n/p
- Algorithm uses the formula

$$C(i) = C(i) + A*B(i) = C(i) + \Sigma_i A(j)*B(j,i)$$

Matrix Multiply: 1D Layout on Bus or Ring

Algorithm uses the formula

$$C(i) = C(i) + A*B(i) = C(i) + \Sigma_i A(j)*B(j,i)$$

- First consider a bus-connected machine without broadcast: only one pair of processors can communicate at a time (ethernet)
- Second consider a machine with processors on a ring: all processors may communicate with nearest neighbors simultaneously

MatMul: 1D layout on Bus without Broadcast

Naïve algorithm:

```
C(myproc) = C(myproc) + A(myproc)*B(myproc,myproc)
for i = 0 to p-1
  for j = 0 to p-1 except i
    if (myproc == i) send A(i) to processor j
    if (myproc == j)
      receive A(i) from processor i
      C(myproc) = C(myproc) + A(i)*B(i,myproc)
    barrier
```

Cost of inner loop:

```
computation: 2*n*(n/p)^2 = 2*n^3/p^2
```

communication: $\alpha + \beta^* n^2 / p$

Naïve MatMul (continued)

Cost of inner loop:

computation: $2*n*(n/p)^2 = 2*n^3/p^2$

communication: $\alpha + \beta^* n^2 / p$... approximately

Only 1 pair of processors (i and j) are active on any iteration, and of those, only i is doing computation

=> the algorithm is almost entirely serial

Running time:

=
$$(p*(p-1) + 1)*computation + p*(p-1)*communication~= $2*n^3 + p^2*\alpha + p*n^2*\beta$$$

This is worse than the serial time and grows with p. Why might you still want to do this?

Matmul for 1D layout on a Processor Ring

Pairs of processors can communicate simultaneously

```
Copy A(myproc) into Tmp

C(myproc) = C(myproc) + Tmp*B(myproc, myproc)

for j = 1 to p-1

Send Tmp to processor myproc+1 mod p

Receive Tmp from processor myproc-1 mod p

C(myproc) = C(myproc) + Tmp*B( myproc-j mod p, myproc)
```

- Same idea as for gravity in simple sharks and fish algorithm
 - May want double buffering in practice for overlap
 - Ignoring deadlock details in code
- Time of inner loop = $2*(\alpha + \beta*n^2/p) + 2*n*(n/p)^2$

Matmul for 1D layout on a Processor Ring

- Time of inner loop = $2*(\alpha + \beta*n^2/p) + 2*n*(n/p)^2$
- Total Time = $2*n*(n/p)^2 + (p-1)*$ Time of inner loop
- $\sim 2*n^3/p + 2*p*\alpha + 2*\beta*n^2$
- (Nearly) Optimal for 1D layout on Ring or Bus, even with Broadcast:
 - Perfect speedup for arithmetic
 - A(myproc) must move to each other processor, costs at least

(p-1)*cost of sending n*(n/p) words

- Parallel Efficiency = $2*n^3$ / (p * Total Time) = $1/(1 + \alpha * p^2/(2*n^3) + \beta * p/(2*n)$) = 1/(1 + O(p/n))
- Grows to 1 as n/p increases (or α and β shrink)

MatMul with 2D Layout

- Consider processors in 2D grid (physical or logical)
- Processors can communicate with 4 nearest neighbors
 - Broadcast along rows and columns

p(0,0)	p(0,1)	p(0,2)		p(0,0)	p(0,1)	p(0,2)		p(0,0)	p(0,1)	p(0,2)
p(1,0)	p(1,1)	p(1,2)	=	p(1,0)	p(1,1)	p(1,2)	*	p(1,0)	p(1,1)	p(1,2)
p(2,0)	p(2,1)	p(2,2)		p(2,0)	p(2,1)	p(2,2)		p(2,0)	p(2,1)	p(2,2)


• Assume p processors form square s x s grid, $s = p^{1/2}$

Cannon's Algorithm

```
... C(i,j) = C(i,j) + \sum_{k} A(i,k) B(k,j)
... assume s = sqrt(p) is an integer
 forall i=0 to s-1 ... "skew" A
     left-circular-shift row i of A by i
     ... so that A(i,j) overwritten by A(i,(j+i)mod s)
 forall i=0 to s-1
                   ... "skew" B
     up-circular-shift column i of B by i
      ... so that B(i,j) overwritten by B((i+j)mod s), j)
 for k=0 to s-1 ... sequential
      forall i=0 to s-1 and j=0 to s-1 ... all processors in parallel
         C(i,j) = C(i,j) + A(i,j)*B(i,j)
         left-circular-shift each row of A by 1
         up-circular-shift each column of B by 1
```

Cannon's Matrix Multiplication

Cannon's Matrix Multiplication Algorithm



A(0,0)	A(0,1)	A(0,2)
A(1,1)	A(1,2)	A(1,0)
A(2,2)	A(2,0)	A(2,1)

A(0,1)	A(0,2)	A(0,0)
A(1,2)	A(1,0)	A(1,1)
A(2,0)	A(2,1)	A(2,2)

A(0,2)	A(0,0)	A(0,1)
A(1,0)	A(1,1)	A(1,2)
A(2,1)	A(2,2)	A(2,0)

B(0,0)	B(0,1)	B(0,2)	
B(1,0)	B(1,1)	B(1,2)	
B(2,0)	B(2,1)	B(2,2)	

B(0,0)	B(1,1)	B(2,2)	
B(1,0)	B(2,1)	B(0,2)	
B(2,0)	B(0,1)	B(1,2)	

B(1,0)	B(2,1)	B(0,2)	
B(2,0)	B(0,1)	B(1,2)	1
B(0,0)	B(1,1)	B(2,2)	

B(2,0)	B(0,1)	B(1,2)	
B(0,0)	B(1,1)	B(2,2)	
B(1,0)	B(2,1)	B(0,2)	

Initial A, B

A, B after skewing

A, B after shift k=1

A, B after shift k=2

$$C(1,2) = A(1,0) * B(0,2) + A(1,1) * B(1,2) + A(1,2) * B(2,2)$$

Initial Step to Skew Matrices in Cannon

Initial blocked input

A(0,0)	A(0,1)	A(0,2)
A(1,0)	A(1,1)	A(1,2)
A(2,0)	A(2,1)	A(2,2)

B(0,0)	B(0,1)	B(0,2)
B(1,0)	B(1,1)	B(1,2)
B(2,0)	B(2,1)	B(2,2)

After skewing before initial block multiplies

A(0,0)	A(0,1)	A(0,2)
A(1,1)	A(1,2)	A(1,0)
A(2,2)	A(2,0)	A(2,1)

B(0,0)	B(1,1)	B(2,2)
B(1,0)	B(2,1)	B(0,2)
B(2,0)	B(0,1)	B(1,2)

Skewing Steps in Cannon

All blocks of A must multiply all like-colored blocks of B

First step

A(0,0)	A(0,1)	A(0,2)
A(1,1)	A(1,2)	A(1,0)
A(2,2)	A(2,0)	A(2,1)

В	(0,0)	B(1,1)	B(2,2)
В	(1,0)	B(2,1)	B(0,2)
В	(2,0)	B(0,1)	B(1,2)

Second

A(0,1)	A(0,2)	A(0,0)
A(1,2)	A(1,0)	A(1,1)
A(2,0)	A(2,1)	A(2,2)

B(1,0)	B(2,1)	B(0,2)
B(2,0)	B(0,1)	B(1,2)
B(0,0)	B(1,1)	B(2,2)

• Third

A(0,2)	A(0,0)	A(0,1)	
A(1,0)	A(1,1)	A(1,2)	
A(2,1)	A(2,2)		67 Guest Lecture 1

	B(2,0)	B(0,1)	B(1,2)
	B(0,0)	B(1,1)	B(2,2)
4	B(1,0)	B(2,1)	B(0,2)

Cost of Cannon's Algorithm

```
forall i=0 to s-1 ... recall s = sqrt(p)

left-circular-shift row i of A by i ... cost \leq s*(\alpha + \beta*n²/p)

forall i=0 to s-1

up-circular-shift column i of B by i ... cost \leq s*(\alpha + \beta*n²/p)

for k=0 to s-1

forall i=0 to s-1 and j=0 to s-1

C(i,j) = C(i,j) + A(i,j)*B(i,j) ... cost = 2*(n/s)³ = 2*n³/p³/²

left-circular-shift each row of A by 1 ... cost = \alpha + \beta*n²/p

up-circular-shift each column of B by 1 ... cost = \alpha + \beta*n²/p
```

```
° Total Time = 2*n^3/p + 4*s*\alpha + 4*\beta*n^2/s
° Parallel Efficiency = 2*n^3 / (p * Total Time)
= 1/(1 + \alpha * 2*(s/n)^3 + \beta * 2*(s/n))
= 1/(1 + O(sqrt(p)/n))
° Grows to 1 as n/s = n/sqrt(p) = sqrt(data per processor) grows
° Better than 1D layout, which had Efficiency = 1/(1 + O(p/n))
```


Pros and Cons of Cannon

- Local computation one call to (optimized) matrix-multiply
- Hard to generalize for
 - p not a perfect square
 - A and B not square
 - Dimensions of A, B not perfectly divisible by s=sqrt(p)
 - A and B not "aligned" in the way they are stored on processors
 - block-cyclic layouts
- Memory hog (extra copies of local matrices)

SUMMA Algorithm


- SUMMA = Scalable Universal Matrix Multiply
- Slightly less efficient, but simpler and easier to generalize
- Presentation from van de Geijn and Watts
 - www.netlib.org/lapack/lawns/lawn96.ps
 - Similar ideas appeared many times
- Used in practice in PBLAS = Parallel BLAS
 - www.netlib.org/lapack/lawns/lawn100.ps

SUMMA



- i, j represent all rows, columns owned by a processor
- k is a block of b ≥ 1 rows or columns
- $C(i,j) = C(i,j) + \Sigma_k A(i,k) * B(k,j)$
- Assume a p_r by p_c processor grid ($p_r = p_c = 4$ above)
 - Need not be square

SUMMA



For k=0 to n-1 ... or n/b-1 where b is the block size

 $\dots = \# cols in A(i,k) and \# rows in B(k,j)$

for all i = 1 to p_r ... in parallel

owner of A(i,k) broadcasts it to whole processor row

for all j = 1 to p_C ... in parallel

owner of B(k,j) broadcasts it to whole processor column

Receive A(i,k) into Acol

Receive B(k,j) into Brow

C_myproc = C_myproc + Acol * Brow

SUMMA performance

To simplify analysis only, assume s = sqrt(p)

```
For k=0 to n/b-1 for all i = 1 to s ... s = sqrt(p) owner of A(i,k) broadcasts it to whole processor row ... time = log s *( \alpha + \beta * b*n/s), using a tree for all j = 1 to s owner of B(k,j) broadcasts it to whole processor column ... time = log s *( \alpha + \beta * b*n/s), using a tree Receive A(i,k) into Acol Receive B(k,j) into Brow C_myproc = C_myproc + Acol * Brow ... time = 2*(n/s)<sup>2</sup>*b
```

° Total time = $2*n^3/p + \alpha*log p*n/b + \beta*log p*n^2/s$

SUMMA performance


- Total time = $2*n^3/p + \alpha*log p*n/b + \beta*log p*n^2/s$
- Parallel Efficiency =

$$1/(1 + \alpha * \log p * p / (2*b*n^2) + \beta * \log p * s/(2*n))$$

- ~Same β term as Cannon, except for log p factor log p grows slowly so this is ok
- Latency (α) term can be larger, depending on b
 When b=1, get α * log p * n
 As b grows to n/s, term shrinks to
 α * log p * s (log p times Cannon)
- Temporary storage grows like 2*b*n/s
- Can change b to tradeoff latency cost with memory

ScaLAPACK Parallel Library

Scalapack software Hierarchy



2/27/08

Performance of PBLAS

PDGEMM = PBLAS routine for matrix multiply

Observations:

For fixed N, as P increases Mflops increases, but less than 100% efficiency For fixed P, as N increases, Mflops (efficiency) rises

Speed in Mflops of PDGEMM						
Machine	Procs	Block	N			
		Size	2000	4000	10000	
Cray T3E	4=2x2	32	1055	1070	0	
	16=4x4		3630	4005	4292	
	64=8x8		13456	14287	16755	
${ m IBMSP2}$	4	50	755	0	0	
	16		2514	2850	0	
	64		6205	8709	10774	
Intel XP/S MP	4	32	330	0	0	
Paragon	16		1233	1281	0	
	64		4496	4864	5257	
Berkeley NOW	4	32	463	470	0	
	32=4x8		2490	2822	3450	
	64		4130	5457	6647	

DGEMM = BLAS routine for matrix multiply

2/27/08


Maximum speed for PDGEMM = # Procs * speed of DGEMM


Observations (same as above):
Efficiency always at least 48%
For fixed N, as P increases,
efficiency drops
For fixed P, as N increases,
efficiency increases


Efficiency = MFlops(PDGEMM)/(Procs*MFlops(DGEMM))							
Machine	Peak/	DGEMM	Procs	N			
	proc	Mflops		2000	4000	10000	
Cray T3E	600	360	4	.73	.74		
			16	.63	.70	.75	
			64	.58	.62	.73	
IBM SP2	266	200	4	.94			
			16	.79	.89		
			64	.48	.68	.84	
Intel XP/S MP	100	90	4	.92			
Paragon			16	.86	.89		
			64	.78	.84	.91	
Berkeley NOW	334	129	4	.90	.91		
			32	.60	.68	.84	
			64	.50	.66	.81	

Recursive Layouts

- For both cache hierarchies and parallelism, recursive layouts may be useful
- Z-Morton, U-Morton, and X-Morton Layout








- Also Hilbert layout and others
- What about the user's view?
 - Fortunately, many problems can be solved on a permutation
 - Never need to actually change the user's layout


Summary of Parallel Matrix Multiplication

- 1D Layout
 - Bus without broadcast slower than serial
 - Nearest neighbor communication on a ring (or bus with broadcast): Efficiency = 1/(1 + O(p/n))
- 2D Layout
 - Cannon
 - Efficiency = $1/(1+O(\alpha*(sqrt(p)/n)^3+\beta*sqrt(p)/n))$
 - Hard to generalize for general p, n, block cyclic, alignment
 - SUMMA
 - Efficiency = $1/(1 + O(\alpha * \log p * p / (b*n^2) + \beta*\log p * sqrt(p) / n))$
 - Very General
 - b small => less memory, lower efficiency
 - b large => more memory, high efficiency
 - Recursive layouts
 - Current area of research
 CS267 Guest Lecture 1


Extra Slides

Gaussian Elimination






LINPACK apply sequence to a column



apply sequence to nb

LAPACK



 $a_2 = L^{-1}a_2$ $a_3 = a_3 - a_1 * a_2$

then apply nb to rest of matrix

Gaussian Elimination via a Recursive Algorithm

F. Gustavson and S. Toledo

LU Algorithm:


1: Split matrix into two rectangles (m \times n/2) if only 1 column, scale by reciprocal of pivot & return


2: Apply LU Algorithm to the left part


3: Apply transformations to right part (triangular solve $A_{12} = L^{-1}A_{12}$ and matrix multiplication $A_{22} = A_{22} - A_{21} * A_{12}$)

4: Apply LU Algorithm to right part










Most of the work in the matrix multiply Matrices of size n/2, n/4, n/8, ...

CS267 Lecture 8

Slide source: Dongarra

Recursive Factorizations

- Just as accurate as conventional method
- Same number of operations
- Automatic variable blocking
 - Level 1 and 3 BLAS only!
- Extreme clarity and simplicity of expression
- Highly efficient
- The recursive formulation is just a rearrangement of the point-wise LINPACK algorithm
- The standard error analysis applies (assuming the matrix operations are computed the "conventional" way).



Review: BLAS 3 (Blocked) GEPP


```
for ib = 1 to n-1 step b ... Process matrix b columns at a time end = ib + b-1 ... Point to end of block of b columns apply BLAS2 version of GEPP to get A(ib:n, ib:end) = P'*L'*U'
... let LL denote the strict lower triangular part of A(ib:end, ib:end) + I

A(ib:end, end+1:n) = LL<sup>-1</sup> * A(ib:end, end+1:n) ... update next b rows of U


A(end+1:n, end+1:n) = A(end+1:n, end+1:n)

- A(end+1:n, ib:end) * A(ib:end, end+1:n)
... apply delayed updates with single matrix-multiply
... with inner dimension b
```

Gaussian Elimination using BLAS 3



Review: Row and Column Block Cyclic Layout



processors and matrix blocks are distributed in a 2d array

pcol-fold parallelism in any column, and calls to the BLAS2 and BLAS3 on matrices of size brow-by-bcol

4) Row and Column Block Cyclic Layout

serial bottleneck is eased

need not be symmetric in rows and columns


Distributed GE with a 2D Block Cyclic Layout

block size b in the algorithm and the block sizes brow and bcol in the layout satisfy b=brow=bcol.

shaded regions indicate busy processors or communication performed.


unnecessary to have a barrier between each step of the algorithm, e.g., step 9, 10, and 11 can be pipelined

Distributed Gaussian Elimination with a 2D Block Cyclic Layout



$$end = min(ib+b-1, n)$$


for i = ib to end





- (2) swap rows k and i in block column, broadcast row k
- (3) A(i+1:n,i) = A(i+1:n,i) / A(i,i)
- (4) A(i+1:n, i+1:end) = A(i+1:n, i) * A(i, i+1:end)


end for


- (5) broadcast all swap information right and left
- (6) apply all rows swaps to other columns















(8) A(ib:end , end+1:n) =
$$LL \setminus A(ib:end , end+1:n)$$



(10) Broadcast A(end+1:n,ib:end) right

(11) Eliminate A(end+1:n , end+1:n)

Matrix multiply of green = green - blue * pink

Performance of ScaLAPACK LU

PDGESV	= Sca	LAPACK
paral	lel LU	routine

Since it can run no faster than its inner loop (PDGEMM), we measure: Efficiency = Speed(PDGESV)/Speed(PDGEMM)

Observations:

Efficiency well above 50% for large enough problems
For fixed N, as P increases,
efficiency decreases
(just as for PDGEMM)

For fixed P, as N increases efficiency increases (just as for PDGEMM)

From bottom table, cost of solving Ax=b about half of matrix multiply for large enough matrices.

From the flop counts we would expect it to be (2*n³)/(2/3*n³) = 3 times faster, but communication makes it a little slower.

Efficiency = MF	Efficiency = MFlops(PDGESV)			m ps(PD	GEMM)
Machine	Procs	Block		N	
		Size	2000	4000	10000
Cray T3E	4	32	.67	.82	
	16		.44	.65	.84
	64		.18	.47	.75
${ m IBMSP2}$	4	50	.56		
	16		.29	.52	
	64		.15	.32	.66
Intel XP/S MP	4	32	.64		
Paragon	16		.37	.66	
	64		.16	.42	.75
Berkeley NOW	4	32	.76		
	32		.38	.62	.71
	64		.28	.54	.69

Time(PDGESV)/Time(PDGEMM)					
Machine	Procs	Block		N	
		Size	2000	4000	10000
Cray T3E	4	32	.50	.40	
	16		.75	.51	.40
	64		1.86	.72	.45
$\operatorname{IBM}\operatorname{SP2}$	4	50	.60		
	16		1.16	.64	
	64		2.24	1.03	.51
Intel XP/S GP	4	32	.52		
Paragon	16		.89	.50	
	64		2.08	.79	.44
Berkeley NOW	4	32	.44		
	32		.88	.54	.47
	64		1.18	.62	.49

LAPACK and ScaLAPACK

	LAPACK	ScaLAPACK
Machines	Workstations,	Distributed
	Vector, SMP	Memory, DSM
Based on	BLAS	BLAS, BLACS
Functionality	Linear Systems	Linear Systems
	Least Squares	Least Squares
	Eigenproblems	Eigenproblems
		(less than LAPACK)
Matrix types	Dense, band	Dense, band,
		out-of-core
Error Bounds	Complete	A few
Languages	F77 or C	F77 and C
Interfaces to	C++, F90	HPF
Manual?	Yes	Yes
Where?	www.netlib.org/	www.netlib.org/
	lapack	scalapack

02/09/2006 CS267 Lecture 8 41

Performance of ScaLAPACK QR (Least squares)

Scales well, nearly full machine speed

Efficiency = MFlops(PDGELS)/MFlops(PDGEMM)					
Machine	Procs	Block		N	
		Size	2000	4000	10000
Cray T3E	4	32	.54	.61	
	16		.46	.55	.60
	64		.26	.47	.54
IBM SP2	4	50	.51		
	16		.29	.51	
	64		.19	.36	.54
Intel XP/S GP	4	32	.61		
Paragon	16		.43	.63	
	64		.22	.48	.62
Berkeley NOW	4	32	.51	.77	
	32		.49	.66	.71
	64		.37	.60	.72

Time(PDGELS)/Time(PDGEMM)					
Machine	Procs	Block		N	
		Size	2000	4000	10000
Cray T3E	4	32	1.2	1.1	
	16		1.5	1.2	1.1
	64		2.6	1.4	1.2
IBM SP2	4	50	1.3		
	16		2.3	1.3	
	64		3.6	1.8	1.2
Intel XP/S GP	4	32	1.1		
Paragon	16		1.6	1.1	
	64		3.0	1.4	1.1
Berkeley NOW	4	32	1.3	.9	
	32		1.4	1.0	.9
	64		1.8	1.1	.9

02/09/2006 CS2

Performance of Symmetric Eigensolvers

Old version, pre 1998 Gordon Bell Prize

Still have ideas to accelerate **Project Available!**

Old Algorithm, plan to abandon

Time(PDSYEVX)/Time(PDGEMM)					
(bisection	(bisection + inverse iteration)				
Machine	Procs	Block	ב	ı.	
		Size	2000	4000	
Cray T3E	4	32	10		
	16		13	10	
	64		29	14	
IBB SP2	16	50	24		
	64		40	29	
Intel XP/S GP	16	32	22		
Paragon	64		34	20	
Berkeley NOW	16	32	20		
	32		24	52	

	Time(PDSYEV)/Time(PDGEMM)									
	((${ m QR}$ itera	ation)							
	Machine	Procs	Block	ב	ı I					
			Size	2000	4000					
	Cray T3E	4	32	35						
		16		37	35					
		64		57	41					
	IBM SP2	16	50	38						
		64		58	47					
	Intel XP/S GP	16	32	99						
	Paragon	64		193						
	Berkeley NOW	16	32	31						
		32		35	55					
C	5207 Lecture o									

02/09/2006

Performance of SVD (Singular Value Decomposition)

Have good ideas to speedup Project available!

Time(PDGESVD)/Time(PDGEMM)				
Machine	Procs	Block		v
		Size	2000	4000
Cray T3E	4	32	67	
	16		66	64
	64		93	70
IBM SP2	4	50	97	
	16		60	
	64		81	
Berkeley NOW	4	32	72	
	16		38	16
	32		59	26

Performance of Nonsymmetric Eigensolver (QR iteration)

Hardest of all to parallelize
Have alternative, and
would like to compare
Project available!

$\operatorname{Time}(\operatorname{PDLAHQR})/\operatorname{Time}(\operatorname{PDGEMM})$				
Machine Procs Block N				v
		Size	1000	1500
Intel XP/S MP	16	50	123	97
Paragon				

CS267 Lecture 8

Out-of-Core Performance Results for Least Squares

- Prototype code for Out-of-Core extension
- Linear solvers based on "Left-looking" variants of LU, QR, and Cholesky factorization
- Portable I/O interface for reading/writing ScaLA-PACK matrices

Out-of-core means matrix lives on disk; too big for main mem


Much harder to hide latency of disk

QR much easier than LU because no pivoting needed for QR

Moral: use QR to solve Ax=b

Projects available (perhaps very hard...)





02/09/2006

A small software project ...

Participants

Krste Asanovic (UC Berkeley) Richard Barrett (U. Tenn) Jeff Bilmes (UC Berkeley) Susan Blackford (ORNL) Tony Chan (UCLA) Jaeyoung Choi (LBNL) Ed D'Azevedo (ORNL) Inderjit Dhillon (UC Berkeley) Jack Dongarra (U Tenn, ORNL) Jeremy Du Croz (NAG) Stan Eisenstat (Yale) John Gilbert (Xerox PARC) Sven Hammarling (NAG) Greg Henry (Intel) Steve Huss-Lederman (SRC) W. Kahan (UC Berkeley) Rencang Li (UC Berkeley) Joseph Liu (York) Antoine Petitet (U Tenn) Roldan Pozo (U Tenn) Huan Ren (UC Berkeley) Charles Romine (ORNL) Ivan Slapničar (U Split) Ken Stanley (UC Berkeley) Bernard Tourancheau (U Tenn) Robert van de Geijn (U Texas) Paul Van Dooren (U Illinois) David Walker (ORNL) Kathy Yelick (UC Berkeley)

Michael Berry (U Tenn) Chris Bischof (ANL) Soumen Chakrabarti (UC Berkeley) Chee-Whye Chin (UC Berkeley) Andy Cleary (LLNL) Jim Demmel (UC Berkeley) June Donato (ORNL) Zlatko Drmač (U Hagen) Victor Eijkhout (UCLA) Vince Fernando (NAG) Ming Gu (UC Berkeley, LBL) Mike Heath (U Illinois) Dominic Lam (UC Berkeley) Bo Kågström (U Umeå) Youngbae Kim (U Tenn) Xiaoye Li (UC Berkeley) Beresford Parlett (UC Berkeley) Peter Poromaa (U Umeå) Padma Raghavan (U Illinois) Howard Robinson (UC Berkeley) Jeff Rutter (UC Berkeley) Dan Sorensen (Rice U) Xiaobai Sun (ANL) Anna Tsao (SRC) Henk van der Vorst (Utrecht U) Krešimir Veselić (U Hagen) Clint Whaley (U Tenn)

Zhaojun Bai (U Kentucky)

With the cooperation of Cray, IBM, Convex, DEC, Fujitsu, NEC, NAG, IMSL

Work-Depth Model of Parallelism

- The work depth model:
 - The simplest model is used
 - For algorithm design, independent of a machine
- The work, W, is the total number of operations
- The depth, D, is the longest chain of dependencies
- The parallelism, P, is defined as W/D
- Specific examples include:
 - circuit model, each input defines a graph with ops at nodes
 - vector model, each step is an operation on a vector of elements
 - language model, where set of operations defined by 02/09/language CS267 Lecture 8 47

Latency Bandwidth Model

- Network of fixed number P of processors
 - fully connected
 - each with local memory
- Latency (α)
 - accounts for varying performance with number of messages
 - gap (g) in logP model may be more accurate cost if messages are pipelined
- Inverse bandwidth (β)
 - accounts for performance varying with volume of data
- Efficiency (in any model):
 - serial time / (p * parallel time)
 - perfect (linear) speedup → efficiency = 1

Initial Step to Skew Matrices in Cannon

Initial blocked input

A(0,0)	A(0,1)	A(0,2)
A(1,0)	A(1,1)	A(1,2)
A(2,0)	A(2,1)	A(2,2)

B(0,0)	B(0,1)	B(0,2)
B(1,0)	B(1,1)	B(1,2)
B(2,0)	B(2,1)	B(2,2)


After skewing before initial block multiplies

A(0,0)	A(0,1)	A(0,2)
A(1,1)	A(1,2)	A(1,0)
A(2,2)	A(2,0)	A(2,1)


B(0,0)	B(1,1)	B(2,2)
B(1,0)	B(2,1)	B(0,2)
B(2,0)	B(0,1)	B(1,2)

Skewing Steps in Cannon


• First step



Second



• Third



 B(0,0)
 B(1,1)
 B(2,2)

 B(1,0)
 B(2,1)
 B(0,2)

 B(2,0)
 B(0,1)
 B(1,2)

В	(1,0)	B(2,1)	B(0,2)
В	(2,0)	B(0,1)	B(1,2)
В	(0,0)	B(1,1)	B(2,2)

B(2,0)	B(0,1)	B(1,2)
B(0,0)	B(1,1)	B(2,2)
B(1,0)	B(2,1)	B(0,2)

02/09/2006